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d, leads to a rate of about IS kHz of B-meson cvents. This 
is embedded in a total inelastic interaction rate of some 
15 MHz. Typical branching ratios for the interesting final 
lie between 10.5 and 10-4 leuding to 
a rate of -5 H ~ ,  F~~ rare decay modes 
tho brancI,inr 
Abstract 
The LHCb exPerirnellt is the recently appmved Of 
the 4 experiments under constriiction at CERN's LHC 
accelerator. It is a special purposc experiment designed to_ 
precisely measurc the CP violation parameters in the B-B 
of~ .meson 
interesting 
are as low as 1 0 - g .  
system. 
Triggering poses spccial problems sincc thc intcresting 
events containing B-mcsons are iinmersed in a large 
background of inelastic p-p reactions. We therefore decided 
to implement a 4 lcvel triggering schcmc. 
The LHCb Data Acquisition (DAQ) system will have to 
cope with an avcrage trigger rate of -40 kHz, aftcr two 
levels of hardware triggers, and an average evcnt sizc of 
-100 kB. Tlins an event-building network which can sustain 
an averagc bandwidth of 4 GBis is required. A powerful 
sofhvare trigger farm will have to be installed to reducc the 
rate from the 40 kHz to -100 Hz of events written to 
permanent storage 
In this paper we will outline the gcneral architecture of 
the Trigger and DAQ system and the readout protocols we 
plan to implement. First rcsults of simulations of the 
behavior of the event-building nctwork implementations 
under the expectcd traffic patterns will be prcscntcd. 
I. INTRODUCTION 
LHCb [I]  is an experiment being constructed at CERN's 
LHC accelerator for the pnrposc of studying precisely the 
CP violation parameters in B-meson ilccays by detecting 
many final states. The LHCb dctcctor is a forward single- 
dipole spectrometer, consisting of a microvertex detector, a 
tracking system, aerogel and gas RICH dctcctors, 
electromagnetic and hadron calorimeters, and a muon 
dctector. The layout of the experiment is shown in  Figure 1. 
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Figure 1 The LHCb detector. 
The expected b-quark productioti cross-scction of 
500 pbarn, at the LHCb working luminosity of l.S~IO'lcm~Z 
Thus triggering encounters special problems, since the 
B-meson events of interest are a small fraction of all the 
cvents containing B-mesons. Minimum bias evcnts also offer 
a severe background. 
The role of the DAQ system is to collect tho data, zero- 
suppresscd in the front-end electronics, and assemble 
complete evcnts in CPUs for further data-reduction by thc 
Level-2 and Level3 triggers. 
11. THE LHCb TRIGGER AND DAQ SYSTEM 
A.  Generul Architecture 
Figure 2 shows schematically the overall architecture of 
thc LHCb trigger and DAQ systcm. Tho main knctional 
components are: 
Timing and Fast Control [2] to distribute a common 
clock synchronous to thc accelcrator and the Level-0 
and Lovel-l decisions to all components needing 
this information, such as Front-end electronics, 
Triggcr, etc. 
Two lovels of 'liardware' triggers: Level-0 and 
Level-l 
The Front-end electronics where data are buffered 
during the latencies of the hardware triggers and 
subsequently processed (zero-suppression, 
formatting, etc.) and multiplexed before being 
passed to the DAQ system. 
The DAQ system with as its main componcnts 
4 Tho Readout Units (RU) [3] acting as a 
multiplexer of Front-end links and as a interface 
to the Readou! Network (RN) 
4 The Readout Network (RN) which provides 
support for cvcnt-building, i.e. asscmbling all 
event fragments buffered in the RUs in one 
place 
Sub-Farm Controllers (SFC) which act as an 
interface between the RN and the processor 
farm, which will N ~ I  the highcr-lovcl triggers 
(Level-2 and Level-3) 
4 CPU farm lo execute the higher lcvel trigger 
algorithms (Lcve-2 and Level-3) 
The whole experiment will bc controlled by an 
integrated cxpcriment control system which is in 
charge of setting the operational states of the 
+ 
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detector (traditional slow control) and sctting-up and 
controlling the statc of the DAQ system (traditional 
run control). 
Level I Input Rate Output Rate 
n , ~ O M H Z  1 MHz 
1 1  I MHz 40 kHz 
FigLW 
In the following scctians the low-lovcl triggers (Level-0 and 
Level-I) and components of the LHCb DAQ systcm arc 
described in  more detail. 
B. The LHCb Trigger System 
The LHCb Trigger system is responsible for selecting 
reliably and efficiently B-mcson events out of all the p-p 
inelastic interactions. Given the high bunch crossing rate of 
40 MHz, and the difficulty to distinguish events containing 
B-mesons from background from inelastic p-p collisions, we 
liavc adapted a 4-lcvcl triggering schcinol (Table I). 
Table I 
Characteristics of LHCb Triggor system 
Latency 
Fixed 4.0 p 
Var <I ms 
2 40 kHz 5 kHz V a r 4 O  ms 
Thc first 2 levels (Level-0 and Level-I) arc acting only 
on data from specific detectors whereas the subscqucnt 
levels arc pure software triggers deciding on the basis of all 
data from thc detector at their full granularity after event 
building. 
I The distinction in different trigger levels is hesically done 
either an the basis of whore the detector data is stored during the 
decision timc of the appropriate levcl (Level-0 and Level-I) or 
based on an algorithmic criterion (Level-2 and Level-3). 
I )  Level-U Trigger 
Level-0 is primarily based on cnlorimcter inforination 
plus data from thc muon identification system, and data from 
special silicon detectors to rcjcct multiplc intcmctions per 
bunch crossing. It is dcsignctl to select preferentially events 
with largc transverse dectromagnctic or hadronic cncrgy, or 
events which have a muon carrying largc transverse 
momentum. To reject events with multiplc intcractions in  
one bunch crossing, a pile-up veto logic is part of the 
Level-0 trigger. During the fixed latcncy or 4.6 p tltc data 
of all channols of the detector arc storcd in pipclincs in the 
front-end electronics. 
2) I m e i - l  Trigger 
The Levcl-I trigger is searching for cvcnts that lrave R 
displaced secondary vcrtcx from rlecaying long-livcd 
particles, which is thc case for B-mesons. The average decay 
length of B-mesons produced at the LIK energies is of thc 
ordcr of 7 mm. To perform this decision based on the event 
topology the Level-l triggcr uscs thc data from the vertex 
detector, whosc geometry has been specially clioscn to 
support tlte Level-I trigger algorithm. Tlic algoritlim is quite 
sophisticated, doing first a 2-dimensional track 
reconstruction in tho r-z-projection and an impact paratncter 
analysis with rcspect to the primary vertex, followed by n 
3-dimensiot~d rcconstmction of tlte tracks that have a largc 
2-dimensional impact paramoter2. The algorithm will run 011 
a farm of CPUs connectcd to the data-sources via a 
switching network (Figurc 3). Tho expected data rate is 
2 For B detailed discussion of the algorithm and its 
performance see [41. 
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challengc lays'primarily in the fact that thesources and tllc 
liestinations of tllc switching network havc to handle a 
fragment rate of 1 MHr. 
1) Requirenienfs and Scale of the SYSlem 
The role of the DAQ system is to collect the event 
fragments originating from the ODE and to assemble those 
belonging to the same bunch crossing in  the memory of one 
of the processors in the CPU farm. This process should 
obviously bo error-free or at least if errors occur they should 
be detected and the events flagged as being erroneous. The 
required porformance figures are compiled in Table 2. 
SFC I 
Network 
Switch I - . 
Global 
DAQ 4 LTrg - - - -  --. Trigger 
Figure 3 Schcinatic diagrem o f  tho architecture of the Level-l 
trigger. 
During the latcncy of the Lcvcl-l trigger, which is 
oxpocted to be smallor than I tns, thc detoctor data that have 
becn transferred out of the front-end clcctronics will be 
buffered in the so-called 'Off Detector Electronics' (ODE). 
Upon a positive Level-l decision data will be retrieved from 
the intcrmodiate buffer, and any algorithms neccssary to 
zero-suppress and process the data will be applied before 
they are forwarded to the DAQ system. 
3) Level-2 and Level-3 Triggers 
The higher-level trigger algorithms (Lcvel-2 and 
Level-3) will be applied after events have gone through the 
DAQ system and will be run on a large processor farm. The 
strategies for the algorithms are not wcll defined yet. Current 
thinking is that Level-2 would harden the Level-I trigger by 
taking into account momentum information from the 
tracking system, and so removc false triggers stemming from 
multiple scattering in the silicon detector mimicking 
secondary verticos. This algorithm is cxpceted to reduce the 
rate by a factor of -8. After Level-2 we expect that the 
eveiits contain mostly B-events and charm cvcnts. Thc 
Level-3 trigger is supposed to distinguish B-decays 
interesting for CP-violation studies from thc total sample. 
This task will need full final state reconstruction. This aims 
to reduce the rate to 100-200 Hz. 
Table 2 
Performance Requirements on the DAQ system 
Table 3 
Summary of tho approximate scale of  the LtICb DAQ systcm 
Number of Front-end Links 
Number of Readout Units(RU) 
Numbcr of Links in Readout Network 
Number of Outputs of Readout Network 
Number of Subfarm Controllers 
Number of CPUs in Farm (1000 MIPSICPU) -200 
~ 
Comparing the numbcrs in Table 2 with those of thc 
large LRC experiments, Atlas and CMS, one can notice that 
the readout rate is comparable. Howevcr thc estimated 
avcrage event size is roughly a factor of 10 smaller, This is 
also reflected in the expected scale of the system 
summarized in Table 3. Howevcr the CPU power required in 
LHCb to execute the high-level triggering algorithms is 
within a factor of 2 the same. 
2) Rcadoul Protocol 
Onc of thc main design criteria of the LHCb DAQ 
systcm is simplicity, both in hardware and in the readout 
protocol. Honco we are favouring a pure push-through 
protocol, where each source of the RN (in our case the RU) 
would push its data to a destination of the RN (SFC) as soon 
as they are available. Tho algorithm governing the 
destination selection is based on thc cvcnt immbcr and is 
identical in all RUs. This scheme has several nice features: 
No central control to communicate with sources and 
destinations on an event-by-cvcnt basis is needed. 
This in principle leads to perfect scalability. 
The functionality of the RU is very simple in that it 
only has to multiplex the input links onto an output 
link3 using basically a FIFO to isolate the input from 
- 
Achlally tho RU does Some event building in the sense that it  
re-formats the packets it receives on the input links into one larger 
packet 
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the output. In this sense the RU acts as a gateway 
bctween the front-end links and the RN 
Simple functionality of tlie SFC: assemblc cvent 
fragments arriving from RUs and send complete 
events to onc of the CPUs. Probably some load- 
balancing algorithm will be implemented in the SFC 
to levcl the load among the CPUs connected to one 
SFC. 
Since all data of one trigger is always available there 
arc no constraints imposed on the Level-2 and 
Level-3 algorithms. 
Obviously there is &a a price to pay with this simple 
An elevated sustained bandwidth across the readout 
network is requircd (4 GBis at nominal rates) 
No direct feedback bctwccn sources and dostinations 
of thc Rcadout notwork. If anywhere in  the system a 
buffer gcts too occupied, a general throttle 'signal' is 
issued to the triggor to disable the flow of events 
WO havc studied alternatives la this protocol [ 5 ] ,  namely a 
phased readout, in which in a first stage only the data necdcd 
for tlie Level-2 algorithm are transfcrrcd from tlie 
appropriatc RUs to the SFCs. Only after a positive Level-2 
decision would the rest of the data bc transferred. The 
reduction of tlie needed bandwidth through the readout 
network obviously depends on two paramctcrs, namely on 
the fraction of the data needed for the Level-2 algorithm and 
the fraction of the Level-2 "Yes" dccisions. In our studies 
we assumed a rate reduction in Level-2 of a factor of U. This 
would be achieved by reading -60% of the data [6]. With 
these figures one still needs roughly 65% of thc bandwidth 
rcquircd for the full readout protocol. Hence the gain is 
marginal. 
We believe therefore that the simplicity in  the protocol and 
thc hardware and the additional flexibility for the trigger- 
sofiware outweighs the disadvantages incntianed. We are 
convinced that tho network technologies and tho trend in 
industry will allow us to find an affordable solution to our 
bandwidth problem at thc time wc havc to dccide (2002). 
3) Simrilulion Sludics qfReudoul Nclwork 
We have built a simulation framework for tho event 
building network far tcsting different technologies and 
diffcrcnt rcadout protocols. For this WO use the PTOLEMY 
discrete event simulation framework [7].  
In Figure 4 the model implcmcnted in the simulation 
soflwaro is depicted. Figure 5 shows a blow-up of the 
composite switching network of Figure 4for the case of a 
64x64 network. 
The technology currently simulated is Myrinet4, which is 
based on non-blocking cross-bar switches, without 
buffering. The basic problem with any teclniology of this 
kind is the question of scalability, i.e. tho question whcther 
one can build bigger and biggor switching nctwarks out of 
protocol, such as 
Myrinet is a 1.28 Gbls parallcl tcchnology with an XadXoff 
protocol for flow conlrol. Myrinet switches arc idcei non-blocking 
crossbar switches with wormhole routing. Paths through the 
network are detincd at the source (source routing). More 
information can be found in [XI 
small switching elements and what would be the effectively 
usable bandwidth of the cambincd switching fabric. Otic can 
casily convince oneself that if a large switching fabric is 
built out of small switching elements scalability is destroyed. 
We have however found a way to mtore the scalability by 
introducing FIFO buffers bctween each level of switching 
elements. 
Figure 4 Siniulation Madcl. Thc shaded areas represent pans of 
fiinotional components o f  the LMCb DAQ ardiitcclum, whereas 
the dotted bones are sub-components specific to the simulated 
technology, in our example Myrinet. 
Figure 5 Blow-up of thc compositc switching network of Figure 4 
for the case of a 64x64 switch. The baric switching elements are 
8x8 crossbar switches. To simplify the figure tho FIFO buffers are 
only drawn on one connection, 
Table 4 shows this effect for different sizes of composite 
switching fabrics. The drop in cfficiency between a singlo 
switch configuration (8x8) and a throe-lovol configuration 
(128x128) is insignificant if FIFOs are introduced, however 
without FIFOs the loss is almost prohibitive. We believe that 
the loss of efficiency is duo to the fact that a transfer 
between a source and a destination can be blocked within 
the composite switching network by a transfer between 
another source and another destination just because thc hvo 
transfers happen to compete for some internal path. In this 
case the introduction of FIFO buffers will de-couple the 
switching layers and thus each layer will work independently 
and subsequently will reach the performance of a basic 
switching element. 
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These results show that even with technology cxisting today, 
tho LHCb rcadout nchvark could bo implemented at .I.-P. Dufcy, "DAQ Implementation Shtdies", LHCb 
reasonable cost. We plan to enlarge the scopc of the 
simulation to other tcchnolagies, such its Gigabit Ethernet, 161 M, Frank and F, ~ ~ ~ ~ i ~ ,  r q ~ ~ ~ ~  
and to simulate the complete DAQ system. In this way we 
will propare tho ground for deciding cvcntually ou a 
technology to adopt, and also will be ablc to study the 
behavior of the system as a whole (virtual prototype). 
Table 4 Efficiencies for different sizes of composite switches. All 
configurations are madc out ofXx8 switchcs. The efficiency is 
relative to the bisection bandwidth of the switching fabric. 
(unpublished). 
intemal Note LHCb 98-029 (unpublished) 
~ ~ ~ ~ i ~ ~ ~ ~ ~ ~ ~ ~ m ,  L H C ~  internal Note LHCb 98.027 
(unpublished) 
[7] Ptolemy Website, http://ptolemy.cccs.berkcley.edui 
[ X I  Myricom Website, http://www.myri.coml 
111. SUMMARY 
We have outlincd the architecture of the LHCb trigger 
and DAQ systcm and describcd in some detail the low-lcvcl 
triggers (Level-0 and Level-I) and the niain coniponents of 
thc DAQ system. Thc design of the DAQ system is governed 
by simplicity, which in turn leads to stronger requirements 
on the event-building network. However our first 
simulations show that already today readout nctworks could 
be built that satisfy our rcquirements. 
IV. ACKNOWLEDGMENTS 
For the simulation part we are indcbtcd to B. Rensch for 
making available to us his implementation of thc Myrinot 
protocol within the Ptolemy framcwork. Also the work of M. 
Tujula getting thc simulation of R. Rcnsch running at CERN 
is vcry much appreciatcd. 
v. REFERENCES 
[ I ]  LHCb Collaboration, "LHCb Tcchnical Proposal", 
CERNILHCC-98-4. 
[2] R .  Jost, "Timing and Fast Control", LHCb intemal Notc 
LHCb 99-001 (unpublishcd). 
[3] N. Mueller et al., DraR documcnt available under 
l~ttp:l/nicewww.ccr~~,~l~~h~niillerllhcb,htm 
[4] H. Dijkstra and T. Ruf, "Thc LI vertex trigger 
algorithm and its performance", LHCb intemal Note 
LHCb 98-006 (unpublished). 
[51 El. Jost et al., "DAQ Architecture and Read-out 
Ptotocols", LHCb internal Notc LHCb 98-028 
